基于FPGA 的异步FIFO 缓存数据溢出控制系统
CSTR:
作者:
作者单位:

作者简介:

通讯作者:

中图分类号:

基金项目:


Data Overflow Control System of Asynchronous FIFO Buffer Based on FPGA
Author:
Affiliation:

Fund Project:

  • 摘要
  • |
  • 图/表
  • |
  • 访问统计
  • |
  • 参考文献
  • |
  • 相似文献
  • |
  • 引证文献
  • |
  • 资源附件
  • |
  • 文章评论
    摘要:

    为获取更高效、稳定的缓存数据控制方法,设计基于现场可编程门阵列(field programmable gate array, FPGA)的异步FIFO 缓存数据溢出控制系统。设计存储控制方案,得到基于FPGA 的系统硬件;建立缓存数据存储 溢出模型,得到数据节点剩余能量的最小值最大化求解,在函数模型下判断存储数据是否溢出;设计数据溢出控制 算法,得到缓存数据溢出控制系统的软件。分别对数据溢出的监测性能与控制性能进行测试。实验结果表明:使用 该方法剩余的能耗较高,可见该方法对于缓存数据的监测与控制性能均较好。

    Abstract:

    In order to obtain a more efficient and stable cache data control method, an asynchronous FIFO cache data overflow control system based on field programmable gate array (FPGA) is designed. A storage control scheme is designed to obtain the system hardware based on FPGA; a cache data storage overflow model is established to obtain the maximum solution of the minimum value of the residual energy of the data node, and the storage data is judged whether to overflow under the function model; a data overflow control algorithm is designed to obtain the software of the cache data overflow control system. The monitoring performance and control performance of data overflow are tested respectively, and the experimental results show that the remaining energy consumption of this method is higher, which shows that this method has good monitoring and control performance for cache data.

    参考文献
    相似文献
    引证文献
引用本文

张 伟.基于FPGA 的异步FIFO 缓存数据溢出控制系统[J].,2024,43(09).

复制
分享
文章指标
  • 点击次数:
  • 下载次数:
  • HTML阅读次数:
  • 引用次数:
历史
  • 收稿日期:2024-05-22
  • 最后修改日期:2024-06-22
  • 录用日期:
  • 在线发布日期: 2024-09-09
  • 出版日期:
文章二维码